Senior Physical Verification Engineer, VLSI Implementation

Job not on LinkedIn

November 3

🏄 California – Remote

Although this job is listed in California, this company may be open to hiring remote in other states.

🌲 North Carolina – Remote

Although this job is listed in North Carolina, this company may be open to hiring remote in other states.

+2 more states

🏄 California – Remote 🌲 North Carolina – Remote 🤠 Texas – Remote ☕ Washington – Remote

💵 $136k - $264.5k / year

⏰ Full Time

🟠 Senior

👷🏻‍♀️ Engineer

🦅 H1B Visa Sponsor

Apply Now

Receive Emails with Similar Jobs

NVIDIA

WebsiteLinkedInAll Job Openings

Artificial Intelligence • Gaming • Automotive

NVIDIA is a leading technology company specializing in accelerated computing and artificial intelligence. NVIDIA pioneers advancements in graphical processing units (GPUs), cloud computing, data centers, and virtual reality, with a focus on gaming, automotive, healthcare, and robotics industries. The company's innovations, such as NVIDIA Omniverse, transform traditional digital processes by enabling high-fidelity simulations and rendering tasks. Their applications span various industries, from autonomous vehicles using NVIDIA DRIVE to healthcare solutions with NVIDIA Clara, and AI-driven analytics and workflows.

10,000+ employees

Founded 1993

🤖 Artificial Intelligence

🎮 Gaming

📋 Description

• Developing physical verification methodologies for implementation of graphics processors and SOCs. • Responsible for physical verification and debugging of reticle-sized chips, and for coordinating with the PNR team to achieve SOL tape-out. • Participate in developing physical verification flows for new technologies - DRC, LVS, Antenna flows - improving automation and expert workflows. • Work with design teams to improve overall DRC feedback and correlation improvement.

🎯 Requirements

• BS/MS in Electrical Engineering or related field (or equivalent experience) • Minimum 4+ years of physical implementation experience with 2+ years in physical verification. • Familiar with aspects of chip design including Floor planning, Clock and Power distribution, Place and Route, Integration and Verification. • Strong knowledge and experience with Physical Verification debug of shorts/compare results across DRC/LVS/Antenna related issues in both PV signoff tools as well as EDA implementation tools (ICC2/Innovus/other) • Direct experience with ICV and Calibre runsets for physical verification of DRC/LVS/Antenna. • Proficient in writing DRC/LVS rules, including advanced checks tailored to specific design requirements for ICV and CALIBRE tools. • Good scripting and programming skills in Python/Perl or other related automation languages.

🏖️ Benefits

• equity • benefits