
11 - 50 funcionários
Fundada em 2022
🎖️ Defesa
📦 Logística
🏭 Manufatura
Defense • Logistics • Manufacturing
Tornando possíveis missões anteriormente impossíveis
🕒 Agosto 4
🇺🇸 Estados Unidos – Remoto (EUA)
💵 $170.000 - $250.000 / ano
⏰ Tempo Integral
🟠 Sênior
👷🏻♀️ Engenheiro
👻 Score fantasma 20%
🗣️🇺🇸🇬🇧 Inglês obrigatório
Perl
Python
Melhore suas chances de conseguir uma entrevista verificando sua pontuação de currículo antes de se candidatar.

11 - 50 funcionários
Fundada em 2022
🎖️ Defesa
📦 Logística
🏭 Manufatura
Defense • Logistics • Manufacturing
Tornando possíveis missões anteriormente impossíveis
• Lead the bring-up, deployment, and optimization of pre-silicon emulation platforms. • Build, integrate, and maintain full-chip, multi-chip, and system-level emulation models on Palladium, ZeBu, or Veloce. • Define and evolve emulation strategy, methodology, and workflows across the ASIC organization. • Compile, map, and optimize RTL designs for emulation performance, capacity, and stability. • Develop and integrate transactors, BFMs, speed adapters, and virtualization interfaces. • Support system-level hardware/software integration, complex use-case validation, and representative end-to-end workloads. • Help the DV team run targeted, high-value emulation tests and optimize flows to reduce simulation bottlenecks. • Enable firmware, bootloader, driver, and software teams with emulation platforms and HW/SW integration debugging. • Run emulation workloads, triage failures, perform root-cause analysis, and resolve issues with design and verification teams. • Maintain and enhance automation for compile flows, regression management, and continuous integration. • Participate in architecture reviews and microarchitecture discussions and influence design-for-emulation practices. • Support silicon bring-up and post-silicon validation through test reuse, diagnostics, and pre/post-silicon correlation. • Manage interactions with external IP providers or emulation partners when needed. • Collaborate with architecture, RTL design, DFT, DV, firmware, physical design, and silicon validation teams.
• B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related field. • 5+ years of experience in ASIC/SoC development focused on emulation. • Solid understanding of SystemVerilog, digital logic, RTL flows, DV methodologies, and ASIC development lifecycles. • Hands-on expertise with Palladium, ZeBu, or Veloce, including model build, debugging, and performance optimization. • Proficiency with Python, Perl, and TCL for automation and tooling. • Experience with hardware/software interfaces, embedded processors, firmware bring-up, and C/C++-based system-level testing. • Familiarity with APB, AHB, AXI, JTAG, and SPI buses and protocols. • Experience driving cross-functional debugging involving RTL, DV, firmware, physical design, and validation teams. • Understanding of pre- and post-silicon debugging methodologies and correlation workflows. • Must be a U.S. Person as defined by ITAR or otherwise eligible for a federally issued export-control license. • Nice to have: experience with FPGA prototyping platforms, low-power modes and power-aware emulation, analog/mixed-signal behavioral models, SERDES, PCIe, Ethernet, USB, or multi-gigabit PHYs.
• Equity in the company • Comprehensive benefits package • Paid time off • Medical coverage • Dental coverage • Vision coverage • Life insurance • Paid parental leave • Other perks • Reasonable accommodation during employment application or interviews
Candidatar-se🕒 Agosto 4
LLMOps Engineer evaluating AI learning products for ALX Africa, a nonprofit digital skills training organisation. Building regression suites, analysing LLM data, and reporting model behaviour across cross-functional teams.
🗣️🇺🇸🇬🇧 Inglês obrigatório
🕒 Agosto 4
Substation Engineer designing HV/MV substations and engineering deliverables for K&A Power Group’s utility and industrial clients. Supporting EPC construction, procurement, reviews, and commissioning.
🇺🇸 Estados Unidos – Remoto (EUA)
💵 $115.000 - $150.000 / ano
⏰ Tempo Integral
🟡 Pleno
🟠 Sênior
👷🏻♀️ Engenheiro
🦅 Patrocina Visto H1B
🗣️🇺🇸🇬🇧 Inglês obrigatório
🕒 Agosto 4
Senior cloud engineer governing AWS, Azure, GCP, OCI, and Snowflake infrastructure for Inovalon’s healthcare data solutions. Building automation, reliability, security, and disaster recovery capabilities for application engineering teams.
🇺🇸 Estados Unidos – Remoto (EUA)
💵 $94.000 - $131.000 / ano
⏰ Tempo Integral
🟠 Sênior
👷🏻♀️ Engenheiro
🦅 Patrocina Visto H1B
🗣️🇺🇸🇬🇧 Inglês obrigatório
🕒 Agosto 4
Pre-silicon diagnostics engineer validating HPE Slingshot ASICs for HPC and AI networking. Building emulator-based test infrastructure and debugging hardware-software interactions before and after silicon availability.
🇺🇸 Estados Unidos – Remoto (EUA)
💵 $111.000 - $211.000 / ano
💰 $1.500.000.000 Post-IPO Equity - Hewlett Packard Enterprise em 2025-04
⏰ Tempo Integral
🟡 Pleno
🟠 Sênior
👷🏻♀️ Engenheiro
🦅 Patrocina Visto H1B
🗣️🇺🇸🇬🇧 Inglês obrigatório
🕒 Agosto 4
Field Services Engineer maintaining Medtronic robotic guidance and surgical imaging systems across Nevada. Troubleshooting, repairing, upgrading, and supporting clinical equipment at hospitals.
🇺🇸 Estados Unidos – Remoto (EUA)
💵 $60.000 - $90.000 / ano
⏰ Tempo Integral
🟡 Pleno
🟠 Sênior
👷🏻♀️ Engenheiro
🦅 Patrocina Visto H1B
🗣️🇺🇸🇬🇧 Inglês obrigatório