FPGA Developer, Digital Signal Processing

Emploi pas sur LinkedIn

🕒 il y a 10 jours

Postuler Maintenant

Trouver des Emplois à Distance Similaires

Configurer une alerte email pour les nouveaux emplois

📊 Vérifiez votre score de CV pour ce poste

Améliorez vos chances d'obtenir un entretien en vérifiant votre score de CV avant de postuler.

Télécharger le CV

HR Buddys

Site WebLinkedInTous les Emplois

11 - 50 employés

Fondée en 2022

💼 Conseil

🎯 Recrutement

🤝 B2B

Consulting • Recruitment • B2B

HR Buddys est une entreprise allemande de services et de conseil en ressources humaines, axée sur l'aide aux startups et aux entreprises en début de croissance pour établir dès le premier jour des processus RH professionnels. Elle propose des services d'externalisation RH, de recrutement et de gestion des talents, de gestion de la marque employeur, de paie et d'administration du personnel, de gestion des contrats, d'intégration et de départ des employés, de diversité et d'inclusion, de planification organisationnelle et du personnel, ainsi qu'un centre d'aide capable de faire intervenir des experts partenaires. HR Buddys vise à positionner les startups comme des employeurs professionnels, à gérer le recrutement et l'expérience candidat, à soutenir les besoins d'Employer of Record, et à créer puis transmettre une fonction RH interne.

Description

• HDL design and implementation • Implementation of HDL designs in VHDL. • Design and implementation of well-structured, reusable, and well-documented RTL modules for the measurement signal chain. • Timing analysis and design optimization up to timing closure. • Design and implementation of digital signal processing algorithms, in particular: IIR/FIR filters, decimation and resampling, frequency-domain analysis (FFT). • Implementation of the DSP chain with a focus on accuracy, numerical stability, and resource efficiency on the FPGA. • Design and implementation of high-speed I/O interfaces to ADCs, processor systems, real-time fieldbuses and other devices. • Contribution to the design of I/O and SoC integration for the first development phase, together with the Chief Architect. • Design and implementation of testbenches for simulation, testing and verification. • Documentation of designs and verification results to ensure reliable interfaces and compliance with specifications.

🎯 Exigences

• Bachelor’s degree or equivalent qualification in a STEM field. • At least 5 years of professional experience in FPGA design. • Demonstrable expertise in digital signal processing (IIR/FIR filters, FFT, resampling algorithms). • Confident handling of HDL design in VHDL. • Solid understanding of timing constraints and optimization techniques for timing closure. • Experience with simulation tools such as ModelSim and with established verification techniques. • Proficient with AMD Vivado. • Business-fluent English (C1+) OR business-fluent German (C1+) with English at B2 level. • Nice to have: Experience with real-time fieldbuses (EtherCAT, PROFINET). • Experience with integrated SoCs (AXI/Avalon, EMIO, etc.). • Experience with soft processors (MicroBlaze, Nios, Embedded C). • Knowledge of control engineering. • Experience with high-speed techniques for serial and parallel I/O.

🏖️ Avantages

• Freedom to shape the role from day one: You will build the FPGA development function within the company and shape the design culture. • Direct access to the Chief Architect and founding team. • Short communication lines, clear decision-making, no organizational politics. • Technically demanding work: Class-A power-quality measurement technology at the limits of what is technically feasible. • Market tailwinds: Data centers, the energy transition and EU regulation provide significant momentum in the power-quality segment. • Attractive compensation package with a fixed salary and variable components. • Growth perspective: As the function expands, development into an FPGA/DSP team is explicitly planned, including I/O and fieldbus development.