Senior ASIC Emulation Engineer

🕒 August 4

🇺🇸 United States – Remote

💵 $170k - $250k / year

⏰ Full Time

🟠 Senior

👷🏻‍♀️ Engineer

👻 Ghost score 20%

What it means: how likely this posting is sitting open without active hiring.How to read it: 60% or higher means we think this is a ghost. Lower scores are less of a worry.How we score it: age, reposts, open roles vs team size, how fast jobs close, and whether pay is listed.Fine print: an estimate from public data, not a judgment of the company. Real jobs can score high, so treat it as a hint, not a fact.

Apply Now

Find Similar Remote Jobs

Set Up Email Alert For New Jobs

📊 Check your resume score for this job

Improve your chances of getting an interview by checking your resume score before you apply.

Upload Resume

K2 Space Corporation

WebsiteLinkedInAll Job Openings

11 - 50 employees

Founded 2022

🎖️ Defense

📦 Logistics

🏭 Manufacturing

Defense • Logistics • Manufacturing

K2 Space Corporation is a California-based aerospace manufacturer that designs and produces large, high-power satellite buses intended to deliver significantly more power, mass and payload volume at lower cost than traditional large satellites. The company emphasizes production-line style builds and commercial supply chains to shorten lead times and reduce per-unit cost, enabling multi-manifest launches and multi-orbit missions across LEO, MEO, GEO and cislunar space. K2 serves commercial, scientific and government/defense customers, and focuses on enabling missions that require high throughput, high-power payloads.

📋 Description

• Lead the bring-up, deployment, and optimization of pre-silicon emulation platforms. • Build, integrate, and maintain full-chip, multi-chip, and system-level emulation models on Palladium, ZeBu, or Veloce. • Define and evolve emulation strategy, methodology, and workflows across the ASIC organization. • Compile, map, and optimize RTL designs for emulation performance, capacity, and stability. • Develop and integrate transactors, BFMs, speed adapters, and virtualization interfaces. • Support system-level hardware/software integration, complex use-case validation, and representative end-to-end workloads. • Help the DV team run targeted, high-value emulation tests and optimize flows to reduce simulation bottlenecks. • Enable firmware, bootloader, driver, and software teams with emulation platforms and HW/SW integration debugging. • Run emulation workloads, triage failures, perform root-cause analysis, and resolve issues with design and verification teams. • Maintain and enhance automation for compile flows, regression management, and continuous integration. • Participate in architecture reviews and microarchitecture discussions and influence design-for-emulation practices. • Support silicon bring-up and post-silicon validation through test reuse, diagnostics, and pre/post-silicon correlation. • Manage interactions with external IP providers or emulation partners when needed. • Collaborate with architecture, RTL design, DFT, DV, firmware, physical design, and silicon validation teams.

🎯 Requirements

• B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related field. • 5+ years of experience in ASIC/SoC development focused on emulation. • Solid understanding of SystemVerilog, digital logic, RTL flows, DV methodologies, and ASIC development lifecycles. • Hands-on expertise with Palladium, ZeBu, or Veloce, including model build, debugging, and performance optimization. • Proficiency with Python, Perl, and TCL for automation and tooling. • Experience with hardware/software interfaces, embedded processors, firmware bring-up, and C/C++-based system-level testing. • Familiarity with APB, AHB, AXI, JTAG, and SPI buses and protocols. • Experience driving cross-functional debugging involving RTL, DV, firmware, physical design, and validation teams. • Understanding of pre- and post-silicon debugging methodologies and correlation workflows. • Must be a U.S. Person as defined by ITAR or otherwise eligible for a federally issued export-control license. • Nice to have: experience with FPGA prototyping platforms, low-power modes and power-aware emulation, analog/mixed-signal behavioral models, SERDES, PCIe, Ethernet, USB, or multi-gigabit PHYs.

🏖️ Benefits

• Equity in the company • Comprehensive benefits package • Paid time off • Medical coverage • Dental coverage • Vision coverage • Life insurance • Paid parental leave • Other perks • Reasonable accommodation during employment application or interviews