RTL Engineer, FPGA

Job not on LinkedIn

🔥 1 minute ago

🇺🇦 Ukraine – Remote

⏰ Full Time

🟠 Senior

🔴 Lead

🔧 Hardware Engineer

👻 Ghost score 12%

What it means: how likely this posting is sitting open without active hiring.How to read it: 60% or higher means we think this is a ghost. Lower scores are less of a worry.How we score it: age, reposts, open roles vs team size, how fast jobs close, and whether pay is listed.Fine print: an estimate from public data, not a judgment of the company. Real jobs can score high, so treat it as a hint, not a fact.

Apply Now

Find Similar Remote Jobs

Set Up Email Alert For New Jobs

📊 Check your resume score for this job

Improve your chances of getting an interview by checking your resume score before you apply.

Upload Resume

Capgemini

WebsiteLinkedInAll Job Openings

10,000+ employees

Founded 1967

💼 Consulting

🏥 Healthcare

📦 Logistics

Consulting • Healthcare • Logistics

Capgemini is a global leader in partnering with businesses to transform and manage their operations by harnessing the power of technology. With expertise across a wide array of industries such as aerospace, automotive, banking, and healthcare, Capgemini provides a constantly evolving portfolio of services to meet the ever-changing needs of their clients. Their offerings include cloud, cybersecurity, data and artificial intelligence, and enterprise management, among others. Capgemini also emphasizes innovation and sustainability, helping companies achieve digital transformation while promoting environmental and social responsibility. Additionally, Capgemini provides career opportunities across various levels and professions, encouraging innovation and diversity in its workforce.

📋 Description

• Understand design requirements, microarchitecture, and systems architecture of the team's IP and systems solutions • Collaborate with design and verification engineers to understand features and support requirements • Implement key functional blocks compliant with design and architecture specifications using Verilog • Debug test failures to determine root cause • Work with verification and emulation engineers to resolve design defects and correct design issues

🎯 Requirements

• B.E/M.E/M.Tech or B.S/M.S in EE/ECE with 10+ years of relevant experience in IP design • Knowledge of Ethernet protocols and IEEE 802.3 standards, including MAC/PCS/PMA, PTP (IEEE 1588), pause/flow control, and FEC for speeds from 10GE up to 100GE and beyond • Domain knowledge of AXI streaming, AXI4-Lite, and other connectivity protocols • Experience in closing timing of complex designs • Proficient in debugging firmware and RTL code using simulation tools • Knowledge of ASIC flow tools such as Primetime and Design Compiler, code coverage, and LINT is an added advantage • Good working knowledge of SystemVerilog • Scripting language experience with Perl and Python • Self-driven, motivated, and result-oriented • Excellent interpersonal, written, group communication, and problem-solving skills • Good organizational and execution skills, ability to multitask, prioritize, and meet deadlines with high-quality deliverables

🏖️ Benefits

• Health insurance from the first days, regardless of the probationary period • Christmas holidays from December 25 to December 31 • Psychological counseling provided by the Veteran Hub • Cooperation with Superhumans center and Veteran HUB • Internal policy making the company friendly to military and veterans