Senior Formal Verification Engineer – Vector Unit

🕒 July 6

🤠 Texas – Remote

🤠 Texas – Remote

⏰ Full Time

🟠 Senior

👷🏻‍♀️ Engineer

👻 Ghost score 24%

What it means: how likely this posting is sitting open without active hiring.How to read it: 60% or higher means we think this is a ghost. Lower scores are less of a worry.How we score it: age, reposts, open roles vs team size, how fast jobs close, and whether pay is listed.Fine print: an estimate from public data, not a judgment of the company. Real jobs can score high, so treat it as a hint, not a fact.

Apply Now

Find Similar Remote Jobs

Set Up Email Alert For New Jobs

📊 Check your resume score for this job

Improve your chances of getting an interview by checking your resume score before you apply.

Upload Resume

TechBiz Global

WebsiteLinkedInAll Job Openings

51 - 200 employees

📣 Marketing

📦 Logistics

🎯 Recruiter

Marketing • Logistics • Recruitment

TechBiz Global is a leading recruitment and software development company that specializes in connecting businesses with top-tier talent across 28+ countries. They serve clients from startups to major enterprises, providing expertise in hiring key roles in industries such as FinTech. In addition to talent acquisition, TechBiz Global offers comprehensive software development services to turn clients' visions into reality, powering digital transformations with expert engineers. The company also provides strategic CTO consulting services and flexible outstaffing and outsourcing solutions, helping businesses manage growth and optimize technology processes. Recognized as a top IT recruitment and consulting firm, TechBiz Global is dedicated to delivering personalized and innovative solutions to its clients, ensuring they have the tools necessary for success.

📋 Description

• Design, deploy, and maintain robust formal verification environments for complex Vector Unit sub-blocks • Implement advanced word-level modeling, bit-blasting, and algebraic rewriting strategies • Independently diagnose and resolve proof-convergence failures, over-constraints, and state-space explosions • Develop formal environments to mathematically prove compliance with the RISC-V Vector Extension specification • Collaborate closely with simulation engineers to ensure maximum bug-hunting efficiency

🎯 Requirements

• B.S./M.S. in Computer Engineering, Electrical Engineering, or Computer Science; or a Ph.D. in formal methods or computer arithmetic • 5+ years of production-grade hardware verification experience (or Ph.D. + 1–3 years) • Strong specialization in arithmetic formal verification, algebraic rewriting, and word-level modeling • Good working knowledge of high-width execution pipelines, vector execution units, or floating-point/integer arithmetic hardware • Proficient command of commercial EDA formal tools (e.g., Cadence JasperGold/DPV, Synopsys VC Formal, Siemens OneSpin) • Native fluency in SystemVerilog and SVA; Scripting proficiency (Python, Tcl, or Bash)

🏖️ Benefits

• Professional development opportunities • Flexible working arrangements