Junior DV, FPGA Prototyping Engineer

🕒 December 15, 2025

🇺🇦 Ukraine – Remote

⏰ Full Time

🟢 Junior

👷🏻‍♀️ Engineer

👻 Ghost score 47%

What it means: how likely this posting is sitting open without active hiring.How to read it: 60% or higher means we think this is a ghost. Lower scores are less of a worry.How we score it: age, reposts, open roles vs team size, how fast jobs close, and whether pay is listed.Fine print: an estimate from public data, not a judgment of the company. Real jobs can score high, so treat it as a hint, not a fact.

Apply Now

Find Similar Remote Jobs

Set Up Email Alert For New Jobs

📊 Check your resume score for this job

Improve your chances of getting an interview by checking your resume score before you apply.

Upload Resume

Capgemini

WebsiteLinkedInAll Job Openings

10,000+ employees

Founded 1967

💼 Consulting

🏥 Healthcare

📦 Logistics

Consulting • Healthcare • Logistics

Capgemini is a global leader in partnering with businesses to transform and manage their operations by harnessing the power of technology. With expertise across a wide array of industries such as aerospace, automotive, banking, and healthcare, Capgemini provides a constantly evolving portfolio of services to meet the ever-changing needs of their clients. Their offerings include cloud, cybersecurity, data and artificial intelligence, and enterprise management, among others. Capgemini also emphasizes innovation and sustainability, helping companies achieve digital transformation while promoting environmental and social responsibility. Additionally, Capgemini provides career opportunities across various levels and professions, encouraging innovation and diversity in its workforce.

📋 Description

• Study AMD Vivado and Vitis IDE • Model image and/or audio processing algorithms in Python • Implement RTL designs in System Verilog • Build FPGA environments and debug RTL designs using a Zybo Z7 board • Build SystemVerilog-based verification environments for RTL designs such as FIFO and UART • Learn SystemVerilog OOP concepts, constrained randomization, functional coverage, and assertions • Study UVM methodology and wrap SystemVerilog-based environments into UVM • Perform shell and Python scripting

🎯 Requirements

• Bachelor’s/Master’s Degree in Electronics or related fields • Good understanding of digital logic design basics • Basics of IC design & verification using System Verilog • Beginner’s experience with EDA tools such as AMD Vivado (Xilinx), Intel Quartus (Altera), Cadence, Synopsys or similar • Understanding OOP concepts • Beginner’s level of English or higher