Senior NoC Research Engineer – Network-on-Chip

Job not on LinkedIn

🔥 0 minutes ago

🇩🇪 Germany – Remote

⏰ Full Time

🟠 Senior

📚 Research Engineer

👻 Ghost score 12%

What it means: how likely this posting is sitting open without active hiring.How to read it: 60% or higher means we think this is a ghost. Lower scores are less of a worry.How we score it: age, reposts, open roles vs team size, how fast jobs close, and whether pay is listed.Fine print: an estimate from public data, not a judgment of the company. Real jobs can score high, so treat it as a hint, not a fact.

Apply Now

Find Similar Remote Jobs

Set Up Email Alert For New Jobs

📊 Check your resume score for this job

Improve your chances of getting an interview by checking your resume score before you apply.

Upload Resume

SpiNNcloud

WebsiteLinkedInAll Job Openings

11 - 50 employees

Founded 2021

🏭 Manufacturing

💼 Consulting

📦 Logistics

Manufacturing • Consulting • Logistics

SpiNNcloud is an AI hardware company developing brain-inspired (neuromorphic) supercomputing infrastructure optimized for ultra energy-efficient inference of next-generation generative AI. Its SpiNNaker2 and SpiNNext chip families and system architecture use event-based, dynamic-sparsity computation to deliver orders-of-magnitude better energy efficiency than conventional GPUs, and are designed to scale to supercomputer levels while serving research institutions and commercial AI inference workloads. SpiNNcloud aims to democratize AI infrastructure by reducing the energy cost of running large models.

📋 Description

• Explore and evaluate NoC topologies, router and switch designs, arbitration, flow control, QoS and congestion control • Build and maintain architectural models and simulations using SST, gem5 or custom cycle-level and analytical models • Develop traffic generators reflecting real ML workloads, including collective communication, tensor parallelism and memory traffic • Analyse power, performance and area (PPA) trade-offs and back recommendations with quantitative evidence • Ensure deadlock- and livelock-free designs through analysis, formal methods or simulation • Investigate adaptive routing strategies and topology options • Translate complex protocol and IP specifications such as AXI, CHI and APB into clear design requirements • Evaluate third-party interconnect IP and support build-versus-buy decisions • Assess RDMA concepts and chip-to-chip interfaces for accelerator data movement at system scale • Present findings and recommendations to architecture and leadership teams • Contribute to publications and patents in on-chip networks and data movement for ML • Report to the CTO and collaborate with chip architecture, hardware and software teams

🎯 Requirements

• PhD, or Master's with equivalent research experience, in Electrical Engineering, Computer Engineering, Computer Science or a related field • Senior-level track record in NoC or interconnect architecture, in industry or applied research • Strong background in on-chip interconnect and traffic management: NoC topologies, routers and switches, arbitration, flow control, QoS and congestion control • Good understanding of ML workloads and accelerator architectures, including collective communication, tensor parallelism and memory traffic • Working knowledge of on-chip protocols such as AXI, CHI or AHB • Understanding of RDMA concepts and transports (InfiniBand, RoCE), including queue pairs, memory registration and zero-copy transfers • Experience reasoning about PPA trade-offs with quantitative evidence • Hands-on architectural modelling and simulation (SST, gem5 or own models), with strong Python and C++ • Ability to read complex protocol and IP specifications and turn them into clear design requirements • Experience with deadlock and livelock avoidance, adaptive routing or topology exploration • Clear written and verbal communication in English, and a proactive, collaborative approach to open-ended problems

🏖️ Benefits

• 30 days annual vacation • Up to 2 weeks of work abroad • Work on cutting-edge sparse computing technology • High-impact role with direct influence on the architecture of SpiNNext • Collaborative team culture with experienced engineers from academia and industry • Equity participation in a growing deep-tech company