Lead Signal & Power Integrity Hardware ASIC Simulation Engineer

🕒 Yesterday

🏄 California – Remote

info

💵 $183.8k - $263.6k / year

⏰ Full Time

🟠 Senior

🔧 Hardware Engineer

🦅 H1B Visa Sponsor

info
Apply Now
Find Similar Remote Jobs

📊 Check your resume score for this job

Improve your chances of getting an interview by checking your resume score before you apply.

Logo of Cisco

Cisco

10,000+ employees

Founded 1984

🔧 Hardware

🔐 Security

🏢 Enterprise

Hardware • Security • Enterprise

Cisco is a multinational technology company that provides networking hardware, software, and services to enterprises, service providers, and governments. It builds routers, switches, optical transceivers, programmable silicon, and edge computing platforms, and offers security, collaboration (Webex), observability, and AI-enabled software and support services to help organizations design, operate, and secure large-scale networks and data centers. Cisco also delivers professional services, training, and cloud-managed solutions to support digital transformation and AI-ready infrastructure.

📋 Description

• Develop, document, and implement design rules for ultra-high-speed signaling, ensuring power, performance, and area goals are met for products. • Analyze substrate signal integrity (SI) and power integrity (PI), providing feedback and collaborating with the layout team to develop optimal solutions across interposer, substrate, and PCB. • Design, document, and develop ASIC packages for high-volume, high-quality release, including post-layout extraction and reporting. • Collaborate with system partners, vendors, and design leads to achieve combined power and signal integrity and to resolve complex technical issues using advanced technology design rules. • Define the processes, methods, and tools for the design and implementation of complex ASIC/package developments. • Lead or participate in chip architecture discussions and the definition, architecture, and design of high-performance ASICs, including reviews of intricate IC and analog/mixed-signal circuit designs. • Mentor and support the signal integrity team, junior engineers, and influence packaging/hardware teams, ensuring all technical specifications and innovative solutions are met. • Develop and promote a culture of design reviews, postmortems, and continuous improvement across multi-disciplined engineering teams.

🎯 Requirements

• Bachelor's degree in Electrical Engineering and 8+ years of relevant signal and power integrity experience, or Master's degree in Electrical Engineering and 6+ years of relevant signal and power integrity experience, or PhD in Electrical Engineering and 3+ years of relevant signal and power integrity experience. • High-Speed Design & Theory: Expertise in high-speed design principles, including Transmission Line Theory, electromagnetics, scattering parameters, and impedance network analysis, applied to 56G PAM4 SerDes architectures, channel modeling, and BER prediction. • SI/PI Simulation Proficiency: Experience with pre- and post-layout signal and power integrity (SI/PI) simulations using industry-standard EDA tools such as Cadence Sigrity, Ansys HFSS, and Keysight ADS. • Layout Review & Physical Validation: Experience conducting detailed layout reviews and physical design validation using tools such as Cadence APD and Ansys EM flows to ensure signal performance and crosstalk mitigation. • Circuit Analysis: Working knowledge of SPICE for circuit-level analysis, signal modeling, and performance validation.

🏖️ Benefits

• medical, dental and vision insurance • 401(k) plan with a Cisco matching contribution • paid parental leave • short and long-term disability coverage • basic life insurance • 10 paid holidays per full calendar year • 1 floating holiday for non-exempt employees • 1 paid day off for employee’s birthday • paid year-end holiday shutdown • 4 paid days off for personal wellness determined by Cisco • 16 days of paid vacation time per full calendar year for non-exempt employees • flexible vacation time off program for exempt employees • 80 hours of sick time off provided on hire date and each January 1st thereafter • up to 80 hours of unused sick time carried forward from one calendar year to the next • optional 10 paid days per full calendar year to volunteer • annual bonuses for non-sales roles

Apply Now

Similar Jobs

🕒 2 days ago

LMI

1001 - 5000

📦 Logistics

🏥 Healthcare

🎖️ Defense

Lead hardware engineering for LMI's next generation of connected hardware platforms. Focus on IoT and edge systems to support Department of Defense modernization efforts.

🕒 June 15

Acuity

10,000+ employees

🏗️ Construction

💼 Consulting

⚡ Energy

Senior Manager Hardware Engineer leading the development of controller platforms at Acuity Inc. overseeing a team of engineers and driving new product success from concept to production.

🗣️🇫🇷 French Required

🕒 June 10

Eight Sleep

11 - 50

🏥 Healthcare

🍽️ Food & Beverage

💼 Consulting

Senior Firmware Engineer developing Bluetooth solutions for Eight Sleep's innovative technology stack. Collaborating globally to enhance device connectivity and user experience.

🕒 June 5

NVIDIA

10,000+ employees

🏥 Healthcare

🏭 Manufacturing

🤖 Artificial Intelligence

Senior LPU ASIC Engineer at NVIDIA driving innovations in AI chip design through collaboration and technical expertise in physical design.

🕒 April 1

Deviceroy

1 - 10

💼 Consulting

📦 Logistics

🏭 Manufacturing

Senior Firmware Engineer developing firmware for IoT telecommunication devices at innovative startup. Collaborating with teams on product integration and ensuring compliance with certifications.