Senior DFT Engineer

Job not on LinkedIn

🔥 19 minutes ago

🇺🇦 Ukraine – Remote

⏰ Full Time

🟠 Senior

👷🏻‍♀️ Engineer

👻 Ghost score 19%

What it means: how likely this posting is sitting open without active hiring.How to read it: 60% or higher means we think this is a ghost. Lower scores are less of a worry.How we score it: age, reposts, open roles vs team size, how fast jobs close, and whether pay is listed.Fine print: an estimate from public data, not a judgment of the company. Real jobs can score high, so treat it as a hint, not a fact.

Apply Now

Find Similar Remote Jobs

Set Up Email Alert For New Jobs

📊 Check your resume score for this job

Improve your chances of getting an interview by checking your resume score before you apply.

Upload Resume

Commit

WebsiteLinkedInAll Job Openings

501 - 1000 employees

🔒 Cybersecurity

Cybersecurity

Commit is a global tech services company founded in 2005, with a presence in Israel, the US, Canada, the UK, and Europe. It specializes in advanced technologies and applications, providing innovative, end-to-end technology solutions, including custom software and IoT platforms. Commit has over 700 multidisciplinary experts who cater to a wide array of companies, from startups to large enterprises, and focuses on areas like Cloud, GenAI, Software, IoT, Big Data, Cybersecurity, and data center migration. Its proprietary Flexible R&D methodology supports clients in transforming their technology visions into high-quality products while reducing costs and improving time-to-market.

📋 Description

• Own Design-for-Test on customer SoCs end-to-end • Define and implement DFT architecture • Perform scan and ATPG implementation • Implement memory BIST and boundary scan • Validate test patterns • Conduct DFT DRC analysis and coverage debugging • Set up and run gate-level simulations • Perform formal equivalence checking • Automate DFT flows using scripting • Support production test hand-off • Work on customer SoCs for an ASIC and COT design and turnkey manufacturing services company • Contribute across the product lifecycle from architecture and RTL-to-GDSII implementation through silicon, package, and test

🎯 Requirements

• BSc in Electrical Engineering from a recognized university • Minimum 3 years of hands-on DFT experience — must; senior-level profiles preferred • Experience with scan, ATPG, at-speed test, memory BIST, and I/O DFT methodologies • Experience with scan insertion and ATPG for stuck-at, transition-delay, bridging, and IDDQ fault models; test-coverage improvement • Experience with DFT DRC analysis and coverage debugging using Synopsys DFT Compiler, TestMAX (TetraMAX), SpyGlass DFT, or equivalent Siemens (Mentor) Tessent tools • Experience with Tessent MBIST • Strong knowledge of JTAG IEEE 1149.1, IEEE 1149.6, and IEEE 1500 (formerly P1500) • Hands-on design and implementation of DFT features • End-to-end DFT flow ownership from concept through tape-out to production • Gate-level simulation setup and execution for pattern validation • Formal equivalence checking • Perl, Tcl, and UNIX scripting for flow automation • Broader Siemens Tessent experience (ScanPro / TestKompress, LBIST) beyond MBIST preferred • Advanced-node experience (7nm and below) preferred • Python for flow automation preferred