
11 - 50 employees
Omni Design Technologies is a leading provider of high-performance, ultra-low power IP cores in advanced FinFET nodes to 28nm, that enable differentiated systems-on-chip (SoCs) in applications ranging from 5G, wireline and optical communications, LiDAR, radar, networking, AI, image sensors, and IoT. Our data converter (ADC and DAC) IP cores range from 6-bit to 14-bit resolution and from a few Msps to over 20 Gsps sampling rates. Omni Design, founded in 2015 by semiconductor industry veterans, has an excellent track record of innovation and collaboration with customers to enable their success. The company is headquartered in Milpitas, California with additional design centers in Fort Collins, Colorado, Boston, Massachusetts and Bangalore, India.
🕒 October 15, 2025
Improve your chances of getting an interview by checking your resume score before you apply.

11 - 50 employees
Omni Design Technologies is a leading provider of high-performance, ultra-low power IP cores in advanced FinFET nodes to 28nm, that enable differentiated systems-on-chip (SoCs) in applications ranging from 5G, wireline and optical communications, LiDAR, radar, networking, AI, image sensors, and IoT. Our data converter (ADC and DAC) IP cores range from 6-bit to 14-bit resolution and from a few Msps to over 20 Gsps sampling rates. Omni Design, founded in 2015 by semiconductor industry veterans, has an excellent track record of innovation and collaboration with customers to enable their success. The company is headquartered in Milpitas, California with additional design centers in Fort Collins, Colorado, Boston, Massachusetts and Bangalore, India.
• Responsible for the layout of cutting edge, high performance, high speed CMOS data converters in foundry CMOS process nodes in 2nm, 3nm, 5nm, 6nm, 7nm, 16nm, and 28nm.
• 10+ years experience in high performance analog layout in advance CMOS process nodes • Experience with layouts of high performance and high speed analog blocks (such as ADC, DAC, PLL, and SERDES, for example) • Experience with analog layout techniques such as common centroid, interdigitation, shielding, dummy devices, EM aware routing on critical block, and must be versed with VXL compliant methodology • Familiarity in various physical verification checks DRC, LVS, DFM, ERC, EM, IR etc. • Layout Automation using SKILL/PERL/Python is a plus • Self starter with the ability to define and adhere to schedule and methodology • Should be able to lead the project. • Must possess strong social skill and be an excellent team mate
• Excellent compensation
Apply Now🕒 June 23, 2025
51 - 200
Join d-Matrix as a DFT ATPG Engineer revolutionizing AI acceleration with innovative technology.
Perl
Python
🕒 June 19, 2025
1001 - 5000
🤖 Artificial Intelligence
🔒 Cybersecurity
Azure
Cassandra
Cloud
Kafka
Kubernetes
MariaDB
MongoDB
MySQL
Oracle
Perl
Postgres
Python
SQL
🕒 June 9, 2025
501 - 1000
🎯 Recruiter
🤝 B2B
📡 Telecommunications
Senior Migration Engineer at a leading IT company migrating workloads from VMware to Red Hat OpenShift and OpenStack. Responsibilities include designing solutions and troubleshooting migration issues.
Ansible
Cloud
Kubernetes
OpenShift
OpenStack
Terraform
VMware