Physical Design Engineer, STA

Job not on LinkedIn

September 18

🏄 California – Remote

Although this job is listed in California, this company may be open to hiring remote in other states.

⏳ Contract/Temporary

🟡 Mid-level

🟠 Senior

🧑‍🔧 Mechanical Engineer

🦅 H1B Visa Sponsor

Apply Now

Receive Emails with Similar Jobs

PDDN

WebsiteLinkedInAll Job Openings

SaaS • Enterprise • Recruitment

PDDN is a provider of end-to-end software solutions and IT consulting services. The company offers integrated solutions, software development, and technical services to help customers achieve their technology goals, allowing clients to focus on their core business operations. PDDN specializes in unique development strategies tailored to each engineering project, using frameworks such as Node. JS, AngularJS, HTML5, and DevExtreme. In addition to software development, PDDN provides staffing services, including contingent staffing, permanent staffing, and specialized skills staffing. The company is also recognized as a Minority-Owned Business and Women-Owned Business, and it supports its employees with enhanced medical benefits and retirement plans. PDDN is positioned as a strategic partner for long-term client relationships.

51 - 200 employees

☁️ SaaS

🏢 Enterprise

🎯 Recruiter

📋 Description

• Lead and execute STA closure for complex SoC designs, ensuring all timing constraints are met across multiple corners and modes. • Perform comprehensive Signal Integrity (SI) and Power Integrity (PI) analysis to identify and resolve timing issues caused by signal coupling, IR drop, and ground bounce. • Develop and implement chip finishing strategies, including ECO flows (Engineering Change Orders), to ensure designs are ready for tape-out. • Drive Design for Manufacturing (DFM) initiatives by collaborating with the design and foundry teams to optimize the physical layout for manufacturability and yield. • Work closely with the physical design (PD) team to provide guidance on timing-driven placement and routing. • Develop and improve STA methodologies, scripts, and flows to increase efficiency and accuracy. • Effectively communicate technical challenges, progress, and solutions to cross-functional teams and management. • Lead and mentor junior engineers.

🎯 Requirements

• Bachelor's or master's degree in electrical engineering, Computer Engineering, or a related field. • 5+ years of experience in STA closure for complex digital designs. • Proven expertise in Signal Integrity (SI) and Power Integrity (PI) analysis, including understanding of crosstalk and IR drop effects. • Solid knowledge of chip finishing methodologies, including timing sign-off and tape-out readiness checks. • Familiarity with Design for Manufacturing (DFM) principles and their application in physical design. • Experience with industry-standard EDA tools for STA (e.g., PrimeTime, Tempus). • Strong understanding of physical design (PD) concepts, including floorplanning, placement, and routing. • Excellent problem-solving, analytical, and debugging skills. • Strong verbal and written communication skills with the ability to lead technical discussions and present complex information clearly. • Experience with scripting languages (Tcl, Python, Perl) is a must. • Experience with management skills like project planning, scheduling, and resource allocation is a plus.

🏖️ Benefits

• Remote option available