Senior Formal Verification Engineer

🔥 0 minutes ago

Apply Now

Find Similar Remote Jobs

Set Up Email Alert For New Jobs

📊 Check your resume score for this job

Improve your chances of getting an interview by checking your resume score before you apply.

Upload Resume

TechBiz Global

WebsiteLinkedInAll Job Openings

51 - 200 employees

🎯 Recruiter

Recruitment • Software Development • Consulting

TechBiz Global is a leading recruitment and software development company that specializes in connecting businesses with top-tier talent across 28+ countries. They serve clients from startups to major enterprises, providing expertise in hiring key roles in industries such as FinTech. In addition to talent acquisition, TechBiz Global offers comprehensive software development services to turn clients' visions into reality, powering digital transformations with expert engineers. The company also provides strategic CTO consulting services and flexible outstaffing and outsourcing solutions, helping businesses manage growth and optimize technology processes. Recognized as a top IT recruitment and consulting firm, TechBiz Global is dedicated to delivering personalized and innovative solutions to its clients, ensuring they have the tools necessary for success.

📋 Description

• Reporting directly to the Vector Unit Verification Lead, this is a highly technical Individual Contributor (IC) role. • Design scalable formal testbenches, write mathematical properties, and ensure the algorithmic and architectural integrity of the vector pipeline. • Work with VU microarchitects to identify deep corner-case bugs and achieve formal sign-off on complex arithmetic and execution blocks. • Design, deploy, and maintain robust formal verification environments for Vector Unit sub-blocks. • Implement advanced word-level modeling, bit-blasting, and algebraic rewriting strategies to verify floating-point and integer vector arithmetic units. • Independently diagnose and resolve proof-convergence failures using advanced reduction techniques. • Develop formal environments to mathematically prove compliance with RISC-V Vector Extension specifications. • Collaborate closely with VU simulation engineers for maximum bug-hunting efficiency.

🎯 Requirements

• B.S./M.S. in Computer Engineering, Electrical Engineering, or Computer Science with practical industry execution; or a Ph.D. with a research focus on formal methods or computer arithmetic. • 5+ years of production-grade hardware verification experience (or Ph.D. + 1–3 years) with a proven track record of applying formal verification to CPU, GPU, or DSP execution pipelines. • A self-driven engineer who enjoys deep mathematical puzzles, collaborates seamlessly within a localized block-level team. • Strong specialization in arithmetic formal verification, algebraic rewriting, and word-level modeling. • Good working knowledge of high-width execution pipelines, vector execution units, or floating-point/integer arithmetic hardware. • Proficient command of commercial EDA formal tools (e.g., Cadence JasperGold/DPV, Synopsys VC Formal, Siemens OneSpin).

🏖️ Benefits

• Flexible working hours • Professional development opportunities