
11 - 50 employees
Founded 2022
🎖️ Defense
📦 Logistics
🏭 Manufacturing
Defense • Logistics • Manufacturing
K2 Space Corporation is a California-based aerospace manufacturer that designs and produces large, high-power satellite buses intended to deliver significantly more power, mass and payload volume at lower cost than traditional large satellites. The company emphasizes production-line style builds and commercial supply chains to shorten lead times and reduce per-unit cost, enabling multi-manifest launches and multi-orbit missions across LEO, MEO, GEO and cislunar space. K2 serves commercial, scientific and government/defense customers, and focuses on enabling missions that require high throughput, high-power payloads.
🔥 13 minutes ago
Where this job comes from
Posted on K2 Space Corporation's careers page, not through a job board
First seen by Remote Rocketship 13 minutes ago

11 - 50 employees
Founded 2022
🎖️ Defense
📦 Logistics
🏭 Manufacturing
Defense • Logistics • Manufacturing
K2 Space Corporation is a California-based aerospace manufacturer that designs and produces large, high-power satellite buses intended to deliver significantly more power, mass and payload volume at lower cost than traditional large satellites. The company emphasizes production-line style builds and commercial supply chains to shorten lead times and reduce per-unit cost, enabling multi-manifest launches and multi-orbit missions across LEO, MEO, GEO and cislunar space. K2 serves commercial, scientific and government/defense customers, and focuses on enabling missions that require high throughput, high-power payloads.
• Verify the functionality, performance, and robustness of custom silicon designs. • Define the verification approach and contribute to verification methodology. • Develop and execute block-level, subsystem-level, and full-chip verification plans. • Build SystemVerilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models. • Write SystemVerilog Assertions and integrate formal verification where appropriate. • Drive constrained-random and directed testing strategies for functionality, corner cases, and stress scenarios. • Run simulations, triage failures, perform root-cause analysis, and collaborate with RTL designers to resolve issues. • Implement and maintain functional, code, and assertion coverage and ensure coverage closure for sign-off. • Manage regression testing, simulation farms, and CI pipelines. • Participate in design reviews, microarchitecture discussions, and design-for-verification best practices. • Collaborate with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. • Support silicon bring-up and post-silicon validation through test reuse, diagnostics, and debug analysis. • Participate in ASIC team interviews. • Advance design verification methodologies and improvements. • Engage external IP providers and verification partners when needed.
• B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field. • 5+ years of experience in ASIC/SoC verification. • Solid understanding of SystemVerilog, digital logic, RTL design, and hardware verification flows. • Proficiency with a simulation tool such as VCS, Xcelium, or Questa. • Proficiency with waveform debug tools such as Verdi or SimVision. • Proficiency with a coverage tool. • Proficiency with scripting languages such as Python, Perl, or TCL. • Experience with test planning, UVM-based testbench development, constrained-random testing, functional coverage, and SystemVerilog assertions. • Experience with regression management, coverage analysis, revision control (Git), and CI/CD automation. • Understanding of industry-standard interfaces such as APB, AHB, or AXI. • Familiarity with embedded processor-based designs and firmware/bare metal coding such as C or C++. • Must be a “U.S. person” as defined by ITAR or otherwise eligible for a federally issued export control license. • Nice-to-have: Experience with developing and integrating reference models. • Nice-to-have: Understanding of low power verification. • Nice-to-have: Familiarity with gate-level simulation and analog behavioral models. • Nice-to-have: Involvement in post-silicon validation planning and execution. • Nice-to-have: Experience working in cross-functional, geographically distributed teams. • Experience in space, telecom, or RF/digital mixed systems is a plus.
• Equity in the company • Paid time off • Medical coverage • Dental coverage • Vision coverage • Life insurance • Paid parental leave • Many other perks • Reasonable accommodation for employment applications or interviews
Apply NowImprove your chances of getting an interview by checking your resume score before you apply.
🔥 10 hours ago
Substation Physical Designer creating AutoCAD drawings and 3D models for renewable-energy substations. Supporting utility interconnections and integrated engineering design packages at employee-owned Revamp.
🔥 12 hours ago
Label Designer creating regulated medical device labeling for Stryker’s OrthoTech team. Coordinating documentation, translations, and cross-functional product development activities.
🇺🇸 United States – Remote
💵 $62.4k - $114.3k / year
⏰ Full Time
🟡 Mid-level
🟠 Senior
✍️ Designer
🦅 H1B Visa Sponsor
🕒 Yesterday
Clinical workflow designer translating healthcare processes into Harmony Workflow templates. Partnering with product teams and customers to improve digital healthcare data solutions.
🇺🇸 United States – Remote
💵 $180k - $190k / year
💰 $225M Post-IPO Debt - Consensus Cloud Solutions on 2025-07
⏰ Full Time
🟡 Mid-level
🟠 Senior
✍️ Designer
🕒 Yesterday
Designer creating commercial and residential roof and floor system layouts for Brand Vaughan, a Georgia building-materials supplier. Supporting sales, inspections, materials lists, and construction coordination.
🕒 Yesterday
Customer Solutions Designer translating EMS regulations into configurable licensing, credentialing, and data solutions. ESO builds software and data products for first responders and government stakeholders.
🇺🇸 United States – Remote
💰 Private Equity Round - ESO on 2021-03
⏰ Full Time
🟡 Mid-level
🟠 Senior
✍️ Designer