Cornelis Networks
51 - 200 employees
đ¤ Artificial Intelligence
đ§ Hardware
đ˘ Enterprise
đ° $29M Series B on 2022-11
Artificial Intelligence ⢠Hardware ⢠Enterprise
Cornelis Networks is a leading provider of intelligent, scalable, high-performance interconnects designed for AI applications. The company specializes in delivering end-to-end purpose-built high-performance fabrics to commercial, scientific, academic, and government organizations. Cornelis Networksâ solutions are aimed at enhancing performance, scalability, and efficiency across hyperscale, cloud AI, and on-premises AI/HPC environments. Their offerings are known for scalable architecture, high bandwidth solutions, and universal compatibility with accelerators and GPUs. Originating as an Intel spin-off, the company is positioned to challenge existing technologies like InfiniBand and Ethernet, providing advanced interconnects that power modern AI infrastructure.
ASIC Design Engineer
đĽ 0 minutes ago
đ Check your resume score for this job
Improve your chances of getting an interview by checking your resume score before you apply.
Cornelis Networks
51 - 200 employees
đ¤ Artificial Intelligence
đ§ Hardware
đ˘ Enterprise
đ° $29M Series B on 2022-11
Artificial Intelligence ⢠Hardware ⢠Enterprise
Cornelis Networks is a leading provider of intelligent, scalable, high-performance interconnects designed for AI applications. The company specializes in delivering end-to-end purpose-built high-performance fabrics to commercial, scientific, academic, and government organizations. Cornelis Networksâ solutions are aimed at enhancing performance, scalability, and efficiency across hyperscale, cloud AI, and on-premises AI/HPC environments. Their offerings are known for scalable architecture, high bandwidth solutions, and universal compatibility with accelerators and GPUs. Originating as an Intel spin-off, the company is positioned to challenge existing technologies like InfiniBand and Ethernet, providing advanced interconnects that power modern AI infrastructure.
đ Description
⢠Implementation of the advanced ethernet protocols for the next generation ethernet ASICs ⢠Write micro architecture specifications ⢠Pre-silicon: Define timing constraints for the RTL block and work with Physical Design engineers for timing optimization ⢠Pre-silicon: Work with the verification engineers to create block/system level test plans and ensure that the design is adequately covered ⢠Post-silicon: Work with hardware/firmware/software engineers to resolve ASIC issues
đŻ Requirements
⢠B.S. or M.S. degree in Computer or Electrical Engineering ⢠3 + years of post-college experience in digital design with proficiency in Verilog, System Verilog ⢠Relevant experience in timing closure and familiarity with modern physical design methodologies ⢠Demonstrated strength with system level debug and determining root cause of technical issues ⢠Strong verbal and written communications skills
đď¸ Benefits
⢠Competitive compensation package ⢠Performance incentives ⢠Equity participation ⢠Additional benefits ⢠Paid holidays ⢠Flexible work arrangements
Apply Now
