Ethernet Host Adaptor ASIC Design Engineer

May 25

Apply Now

Receive Emails with Similar Jobs

Cornelis Networks

WebsiteLinkedInAll Job Openings

Artificial Intelligence • Hardware • Enterprise

Cornelis Networks is a leading provider of intelligent, scalable, high-performance interconnects designed for AI applications. The company specializes in delivering end-to-end purpose-built high-performance fabrics to commercial, scientific, academic, and government organizations. Cornelis Networks’ solutions are aimed at enhancing performance, scalability, and efficiency across hyperscale, cloud AI, and on-premises AI/HPC environments. Their offerings are known for scalable architecture, high bandwidth solutions, and universal compatibility with accelerators and GPUs. Originating as an Intel spin-off, the company is positioned to challenge existing technologies like InfiniBand and Ethernet, providing advanced interconnects that power modern AI infrastructure.

51 - 200 employees

🤖 Artificial Intelligence

🔧 Hardware

🏢 Enterprise

💰 $29M Series B on 2022-11

📋 Description

• Develop microarchitecture specifications for packet processor and high-speed pipelined data path designs for host ethernet adaptors emphasizing low-latency performance. • Implement RTL designs using Verilog/System Verilog for high-speed data paths and packet processing logic. • Collaborate with verification engineers to create block- and system-level test plans to ensure comprehensive design coverage. • Define timing constraints for RTL blocks and work with Physical Design engineers to optimize timing closure. • Support post-silicon validation, collaborating with hardware, firmware, and software teams to debug and resolve ASIC issues. • Contribute to performance optimization and power-aware design strategies for Host Fabric Interface subsystems.

🎯 Requirements

• B.S. or M.S. degree in Computer Engineering, Electrical Engineering, or related field • 7+ years of post-college experience in digital design with proficiency in Verilog and System Verilog • Experience in RTL design for high-speed data paths or packet processing in ASICs • Deep understanding of Host Ethernet adaptor architectures • Familiarity with timing closure and modern physical design methodologies • Proven ability in system-level debug and root cause analysis of technical issues • Strong verbal and written communication skills

🏖️ Benefits

• Equity, cash, and incentives • Medical, dental, and vision coverage • Disability and life insurance • 401(k) with company match • Open Time Off (OTO) for regular full-time exempt employees • Generous paid holidays