
5001 - 10000 employees
Founded 1985
đĄ Telecommunications
đ§ Hardware
đ° Series C on 1995-12
Telecommunications ⢠Hardware ⢠Networking
Ciena is a global leader in optical and routing systems, services, and automation software. We build the worldâs most adaptive networks to address ever-increasing digital demands for richer, more connected experiences for all users. For three-plus decades, weâve brought our innate sense of humanity to our relentless pursuit of innovation.
đĽ 1 hour ago
đŠđŞ Germany â Remote
â° Full Time
đ Senior
đ´ Lead
đ§âđť Full-stack Engineer
đť Ghost score 10%
DAC
C++
Improve your chances of getting an interview by checking your resume score before you apply.

5001 - 10000 employees
Founded 1985
đĄ Telecommunications
đ§ Hardware
đ° Series C on 1995-12
Telecommunications ⢠Hardware ⢠Networking
Ciena is a global leader in optical and routing systems, services, and automation software. We build the worldâs most adaptive networks to address ever-increasing digital demands for richer, more connected experiences for all users. For three-plus decades, weâve brought our innate sense of humanity to our relentless pursuit of innovation.
⢠Own schematic-level design and post-layout verification of high-speed transmitter signal paths and linear chains, including DAC-based output stages, high-swing/high-speed driver interfaces, ESD, and bump ⢠Work with management, system designers, and lab validation teams to evolve architecture and meet standard and product requirements ⢠Evaluate circuit topologies and recommend implementations based on power, area, bandwidth, and technology tradeoffs ⢠Collaborate with layout and design engineers to deliver designs through full GDSII integration ⢠Drive extraction-based post-layout simulations and validate transmitter performance across process, voltage, and temperature conditions ⢠Perform root-cause analysis of design and post-layout performance gaps and implement corrective design actions ⢠Track block- and transmitter-level performance and power against agreed targets ⢠Translate architecture and system requirements into transmitter implementations and feed design and silicon learnings into future architecture ⢠Build and use behavioral/design models such as MATLAB and Verilog-A ⢠Partner with lab validation teams to correlate silicon results with simulations and support test-chip, product bring-up, and characterization ⢠Provide technical guidance and mentorship to junior design and layout engineers ⢠Report status and share experience with the group regularly
⢠M.S./PhD in Electrical Engineering or Computer Engineering, or applicable scientific discipline ⢠10+ years of industrial experience designing high-speed analog, mixed-signal, or SerDes transmitter circuits in advanced CMOS technologies, including schematic design through post-layout verification ⢠Experience with transmitter circuit building blocks including DAC-based output stages, serializers or multiplexers, output drivers, and clocking circuits ⢠Experience executing post-layout and extraction-based simulations across process, voltage, and temperature conditions ⢠Experience delivering analog circuit designs through silicon validation ⢠Utilization of Cadence, Mentor, or Synopsys tools, including Virtuoso, Calibre, STAR-RC, and MMSIM ⢠Demonstrated written and verbal communication skills ⢠Ability to work independently and within a team environment ⢠Experience with 224G or 448G PAM4 or PAM6 SerDes and related OIF-CEI or IEEE standards ⢠Experience contributing to transmitter architecture using MATLAB, Verilog-A, or C++ ⢠Experience with signal integrity, power integrity, channel, and package co-design methodologies, including EM tools such as HFSS or EMX ⢠Experience mentoring engineers within analog macro design teams ⢠Experience with mixed-signal validation using high-speed measurement and probing equipment
⢠Flexible work environment ⢠Employee-focused culture prioritizing individual growth, well-being, and belonging ⢠Diversity, equity, and inclusion commitment ⢠Reasonable workplace accommodation measures for candidates with disabilities
Apply NowđĽ 6 hours ago
AI Product Engineer entwickelt getpressâ KI-Agenten-Plattform fĂźr die PR-Branche. Aufbau von Backend, Multi-Agent-Systemen und skalierbarer Datenarchitektur.
đŠđŞ Germany â Remote
đľ âŹ60k - âŹ80k / year
â° Full Time
đĄ Mid-level
đ Senior
đ§âđť Full-stack Engineer
đŁď¸đŠđŞ German Required
AWS
Docker
Kafka
Kubernetes
Postgres
Python
RabbitMQ
Spring
Spring Boot
SpringBoot
SQL
TypeScript
đĽ 6 hours ago
Full-Stack Engineer building TypeScript, React and AI workflows for eventfirstâs meeting, offsite and conference planning platform. Owning product features across frontend, backend and database.
JavaScript
Next.js
React
TypeScript
đĽ 9 hours ago
Staff Product Engineer building production integrations and capabilities for Parloaâs enterprise conversational AI platform. Leading complex customer engagements, architecture, security, and AI-agent delivery.
đŠđŞ Germany â Remote
đ° Series B on 2024-04
â° Full Time
đ´ Lead
đ§âđť Full-stack Engineer
Python
TypeScript
đ Yesterday
Senior/Principal Full Stack Engineer developing full-stack software for autonomous vehicle systems at Sigma Software. Building real-time, cloud-native solutions with ReactJS, TypeScript, Golang, Python, Java, and PostgreSQL.
Cloud
Docker
Java
Postgres
Python
React
TypeScript
Go
đ Yesterday
Founding Tech Lead building GrowthBricks, JetBrainsâ shared business brain for GTM teams and AI agents. Owning architecture, integrations, memory, and agentic workflows from zero to production.